| |
Rail-to-rail class-AB buffer amplifier with compact adaptive biasing |
|
| | An-Chang Ho, Bai-Sun Kong |
|
| | KR patent no. 10-0112571, Korea, August 25 2021 |
|
| |
Method and apparatus for minimum energy tracking loop |
|
| | Jong-Woo Kim, Bai-Sun Kong |
|
| | KR patent no. 10-0004895, Korea, January 13 2021 |
|
| |
Delta - Sigma modulator |
|
| | Jong-, Bai-Sun Kong |
|
| | US patent no. 10,148,283, USA, December 4 2018 |
|
| |
Flip-flop and driving method thereof |
|
| | Ji-Hoon Park, Bai-Sun Kong |
|
| | KR patent no. 10-1879830, July 12 2018 |
|
| |
Voltage converter and voltage converting method |
|
| | Yeong-Ho Yun, Jung-Duk Suh, Bai-Sun Kong |
|
| | KR patent no. 10-0077142, Feburary 19 2018 |
|
| |
Delta sigma modulator for shaping noise and audio codec having the same |
|
| | Moo-Yeol Choi, Hyung-Dong Roh, Bai-Sun Kong, Sun-Woo Kwon, Myung-Jin Lee |
|
| | KR patent no. 10-1808559, December 7 2017 |
|
| |
Decision feedback equalizer |
|
| | Bai-Sun Kong, Hyun-Wook Lim, Hwan-Wook Park |
|
| | KR patent no. 10-2016-0134649, November 23 2017 |
|
| |
Data receiver and gain and offset calibration method for the same |
|
| | Bai-Sun Kong, Hyun-Wook Lim, Hwan-Wook Park |
|
| | US patent no. 9,742,428, USA, August 22 2017 |
|
| |
Voltage sense amplifier and voltage sense amplifying method |
|
| | Ji-Hoon Park, Bai-Sun Kong |
|
| | KR patent no. 10-1733676, Korea, April 28 2017 |
|
| |
Ring oscilator |
|
| | Ji-Hoon Park, Hyun-Seung Seo, Bai-Sun Kong |
|
| | KR patent no. 10-1718823, Korea, March 16 2017 |
|
| |
Scan flip-flop circuits and scan test circuits including the same |
|
| | Hoi-Jin Lee, Bai-Sun Kong |
|
| | US patent no. 9,276,574, USA, March 1 2016 |
|
| |
Clock gated circuit and digital system having the same |
|
| | Hoi-Jin Lee, Bai-Sun Kong |
|
| | US patent no. 9,214,925, USA, December 15 2015 |
|
| |
CMOS differential logic circuit using voltage boosting technique |
|
| | Jong-Woo Kim, Joo-Seong Kim, Bai-Sun Kong |
|
| | US patent no. 8,907,701, USA, December 9 2014 |
|
| |
ÀúÇ× º¯È¸¦ º¸»óÇÑ ¹êµå°¸ ±âÁØÀü¾Ð ¹ß»ý±â |
|
| | Ju-Seong Kim, Ja-Hyeok Gu, Jae-Ho Lee, Bai-Sun Kong |
|
| | KR patent no. 10-1368050, Feburary 20 2014 |
|
| |
Scan flip-flop circuits and scan test circuits including the same |
|
| | Hoi-Jin Lee, Bai-Sun Kong |
|
| | US patent no. 8,441,279, USA, May 14 2013 |
|
| |
CMOS charge pump with improved latch-up immunity |
|
| | Su-Jin Park, Joung-yeal Kim, Bai-Sun Kong, Young-Hyun Jun |
|
| | US patent no. 8,130,028, USA, March 6 2012 |
|
| |
Input/output circuit and integrated circuit apparatus including the same |
|
| | Joung Yeal Kim, Young Hyun Jun, Bai Sun Kong |
|
| | US patent no. 8,004,311, USA, Agust 23 2011 |
|
| |
Semiconductor device for charge pumping |
|
| | Joung-yeal Kim, Young-Hyun Jun, Bai-Sun Kong |
|
| | US patent no. 7,928,795, USA, April 19 2011 |
|
| |
Apparatus for outputting complementary signals using bootstrapping technology |
|
| | Bai-Sun Kong, Byung-Hwa Jung, Sung-Chan Kang |
|
| | US patent no. 7,928,792, USA, April 19 2011 |
|
| |
Charge pump circuit |
|
| | Joung-yeal Kim, Young-Hyun Jun, Bai-Sun Kong |
|
| | US patent no. 7,724,073, USA, May 25 2010 |
|
| |
Clock-based data storage device, dual pulse generation device, and data storage device |
|
| | Bai Sun Kong, Sung Chan Kang, Byung Hwa Jung |
|
| | US patent no. 7,724,605, USA, May 25 2010 |
|
| |
High speed flip-flop |
|
| | Min-Su Kim, Bai-Sun Kong |
|
| | US patent no. 7,528,630, USA, May 5 2009 |
|
| |
Flip-flops and electronic digital circuits including the same |
|
| | Min-Su Kim, Bai-Sun Kong |
|
| | US patent no. 7,504,871, USA, March 17 2009 |
|
| |
Data output method and data output circuit for applying reduced precharge level |
|
| | Nak-Won Heo, and Bai-Sun Kong |
|
| | US patent no. 6,717,448, USA, April 6 2004 |
|
| |
Bootstrapped CMOS Driver |
|
| | Bai-Sun Kong, and Dong-O Kang |
|
| | US patent, no. 6,242,973, USA, June 5 2001 |
|
| |
Asynchronous Sensing Differential Logic (ASDL) Circuit |
|
| | Bai-Sun Kong |
|
| | US patent, no. 6,211,704, USA, Apr. 3 2001 |
|
| |
Self-Timed Latch Circuit for High-Speed Very Large Scale Integration (VLSI) |
|
| | Bai-Sun Kong |
|
| | US patent no. 6,163,193, USA, Dec. 19 2000 |
|
| |
Charge-Recycling Differential Logic Circuit having True Single-Phase Clocking Scheme |
|
| | Bai-Sun Kong |
|
| | US patent no. 6,028,453, USA, Feb. 22 2000 |
|
| |
Charge-Recycling Differential Logic Circuit and Storage Elements and Devices Using the Same |
|
| | Bai-Sun Kong |
|
| | US patent no. 5,903,169, USA, May 11 1999 |
|
| |
Charge-Recycling Differential Logic (CRDL) Circuit and Devices Using the Same |
|
| | Bai-Sun Kong |
|
| | US patent no. 5,859,548, USA, Jan. 12 1999 |